VHDL Based Digital Circuits Design


Digital Systems Course 2nd Year Students

Tanta University
Faculty of Engineering
Computer & Control Engineering Department

2014-2015

We introduce here some examples of VHDL based digital circuits design for Lab work.

4-Bit Adder/Subtractor



--XOR gate VHDL code

Library ieee;

Use ieee.std_logic_1164.all;

Entity xor_gate is

Port(A, B: in std_logic;

F: out std_logic);

End xor_gate;

Architecture xor_behav of xor_gate is

Begin

 $F \leq A \text{ xor } B$;

End xor_behav;

--Full adder VHDL code

Library ieee;

Use ieee.std_logic_1164.all;

Entity FA is

Port(X, Y,Cin: in std_logic;

Sum,Cout: out std_logic);

End FA;

Architecture FA_behav of FA is

Begin

Sum <= (**X xor Y**) **xor Cin**;

```
Cout <= (X and Y) or( (X xor Y) and Cin);
End FA_behav;
-- Top level 4-bit AdderSubtractor
Library ieee;
Use ieee.std logic 1164.all;
Entity Addsub is
Port( M: in std_logic;
        A, B: in std_logic_vector(3 downto 0);
        Sum: out std_logic_vector(3 downto 0);
        Carry, V: out std_logic);
End Addsub;
Architecture Addsub_Sruct of Addsub is
Component xor_gate is
Port( A, B: in std_logic;
        F: out std logic);
End component;
Component FA is
Port( X, Y,Cin: in std_logic;
        Sum,Cout: out std_logic);
End component;
Signal C :std_logic_vector(4 downto 1);
Signal temp: std_logic_vector(3 downto 0);
Begin
XG1: xor_gate port map (M, B(0), temp(0));
XG2: xor_gate port map (M, B(1),temp(1));
XG3:xor\_gate\ port\ map\ (M,\ B(2),temp(2));
XG4: xor_gate port map (M, B(3),temp(3));
FA0: FA port map (A(0), temp(0), M, Sum(0), C(1));
FA1: FA port map (A(1), temp(1), C(1), Sum(1), C(2));
FA2: FA port map (A(2), temp(2), C(2), Sum(2), C(3));
FA3: FA port map (A(3), temp(3), C(3), Sum(3), C(4));
V \le C(3) \text{ xor } C(4);
Carry <= C4;
End Addsub Struct;
```

4-to 1 Mux using If statement

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY mux4 1 IS
  PORT (s0
                      : IN STD LOGIC;
                      : IN STD LOGIC;
       s1
                      : IN STD LOGIC;
        in0
                       : IN STD LOGIC;
        in1
                      : IN STD_LOGIC;
        in2
       in3
                      : IN STD LOGIC;
                  : OUT STD_LOGIC
       output
       );
END mux4 1;
ARCHITECTURE if example OF mux4 1 IS
BEGIN
mux: PROCESS (s0, s1, in0, in1, in2, in3)
BEGIN
      (s0='0' \text{ AND } s1='0') \text{ THEN}
   output <= in0;
 ELSIF (s0='1' AND s1='0') THEN
   output <= in1;
 ELSIF (s0='0' AND s1='1') THEN
   output <= in2;
 ELSIF (s0='1' AND s1='1') THEN
   output <= in3;
             -- (s0 or s1 are not 0 or 1)
   output <= 'X';</pre>
 END IF;
END PROCESS mux;
END if example;
______
```

4-to1 Mux using case statement

```
LIBRARY ieee;
ENTITY mux4 1 IS
 PORT (s0
                 : IN STD LOGIC;
                 : IN STD LOGIC;
                 : IN STD LOGIC;
      in0
                  : IN STD LOGIC;
      in1
                  : IN STD LOGIC;
      in2
                 : IN STD LOGIC;
      in3
               : OUT STD_LOGIC
      output
     );
END mux4 1;
```

2-to 1 Mux using (with -select) statement

```
library ieee;
   use ieee.std logic 1164.all;
entity mux using with is
   port (
       din 0
              :in std_logic; -- Mux first input
       din 1 :in std logic; -- Mux Second input
       sel :in std logic; -- Select input
       mux_out :out std_logic -- Mux output
   );
end entity;
architecture behavior of mux using with is
begin
   with (sel) select
   mux out <= din 0 when '0',
              din 1 when others;
end architecture;
```

16-to 4 Encoder - Using if-else Statement

```
entity encoder using if is
   port (
                                              -- Enable for the encoder
        enable
                 :in std logic;
       encoder in :in std logic vector (15 downto 0); -- 16-bit Input
       binary out :out std logic vector (3 downto 0) -- 4 bit binary
Output
   );
end entity;
architecture behavior of encoder using if is
begin
   process (enable, encoder in) begin
        binary out <= "0000";
        if (enable = '1') then
            if (encoder in = X"0002") then binary out <= "0001"; end if;
            if (encoder in = X"0004") then binary out <= "0010"; end if;
            if (encoder in = X"0008") then binary out <= "0011"; end if;
            if (encoder in = X"0010") then binary out <= "0100"; end if;
            if (encoder in = X"0020") then binary out <= "0101"; end if;
            if (encoder in = X"0040") then binary out <= "0110"; end if;
            if (encoder in = X"0080") then binary out <= "0111"; end if;
            if (encoder in = X"0100") then binary out <= "1000"; end if;
            if (encoder in = X"0200") then binary out <= "1001"; end if;
            if (encoder in = X"0400") then binary out <= "1010"; end if;
            if (encoder in = X"0800") then binary out <= "1011"; end if;
            if (encoder in = X"1000") then binary out <= "1100"; end if;
            if (encoder_in = X"2000") then binary_out <= "1101"; end if;</pre>
            if (encoder_in = X"4000") then binary_out <= "1110"; end if;</pre>
            if (encoder in = X"8000") then binary out <= "1111"; end if;
       end if;
    end process;
end architecture;
```

16 to 4 Encoder - Using case Statement

```
-- Design Name : encoder_using_case
-- File Name : encoder_using_case.vhd
-- Function : Encoder using Case

library ieee;
   use ieee.std_logic_1164.all;

entity encoder_using_case is
   port (
        enable :in std_logic; -- Enable for the encoder
        encoder_in :in std_logic_vector (15 downto 0); -- 16-bit Input
        binary_out :out std_logic_vector (3 downto 0) -- 4 bit binary

Output

);
end entity;
```

```
architecture behavior of encoder using case is
begin
   process (enable, encoder in) begin
        if (enable = '1') then
            case (encoder in) is
                when X"0002" => binary out <= "0001";
                when X"0004" => binary_out <= "0010";
                when X"0008" => binary_out <= "0011";
                when X"0010" => binary_out <= "0100";
                when X"0020" => binary out <= "0101";
                when X"0040" => binary out <= "0110";
                when X"0080" => binary_out <= "0111";
                when X"0100" => binary out <= "1000";
                when X"0200" => binary out <= "1001";
                when X"0400" => binary out <= "1010";
                when X"0800" => binary out <= "1011";
                when X"1000" => binary out <= "1100";
                when X"2000" => binary out <= "1101";
                when X"4000" => binary out <= "1110";
                when X"8000" => binary out <= "1111";
                when others => binary_out <= "0000";
            end case;
        end if;
    end process;
end architecture;
```

Priority-Encoder - Using if-else Statement

```
-- Design Name : pri_encoder using if
-- File Name : pri_encoder_using_if.vhd
-- Function : Pri Encoder using If
library ieee;
   use ieee.std logic 1164.all;
entity pri encoder using if is
   port (
                :in std logic;
                                               -- Enable for the encoder
        enable
       encoder in :in std logic vector (15 downto 0); -- 16-bit Input
       binary_out :out std_logic_vector (3 downto 0) -- 4 bit binary
Output
   );
end entity;
architecture behavior of pri encoder using if is
begin
   process (enable, encoder in) begin
       binary out <= "0000";</pre>
        if (enable = '1') then
```

```
if (encoder_in = "XXXXXXXXXXXXXXX10") then
                 binary_out <= "0001";</pre>
             elsif (encoder_in = "XXXXXXXXXXXXXX100") then
                 binary_out <= "0010";
             elsif (encoder in = "XXXXXXXXXXXX1000") then
                 binary out <= "0011";
             elsif (encoder in = "XXXXXXXXXXX10000") then
                 binary out <= "0100";</pre>
             elsif (encoder in = "XXXXXXXXXX100000") then
                 binary_out <= "0101";</pre>
             elsif (encoder in = "XXXXXXXXX1000000") then
                 binary_out <= "0110";</pre>
             elsif (encoder in = "XXXXXXXX10000000") then
                 binary_out <= "0111";</pre>
             elsif (encoder in = "XXXXXXX100000000") then
                 binary_out <= "1000";
             elsif (encoder_in = "XXXXXX100000000") then
                 binary out <= "1001";</pre>
             elsif (encoder in = "XXXXX1000000000") then
                 binary out <= "1010";</pre>
             elsif (encoder in = "XXXX100000000000") then
                 binary_out <= "1011";</pre>
             elsif (encoder_in = "XXX100000000000") then
                 binary_out <= "1100";</pre>
             elsif (encoder in = "XX10000000000000") then
                 binary out <= "1101";</pre>
             elsif (encoder in = "X10000000000000") then
                 binary out <= "1110";</pre>
             else
                 binary_out <= "1111";</pre>
             end if;
        end if;
    end process;
end architecture;
```

Priority Encoder - Using when Statement

```
-- Design Name : pri encoder using when
-- File Name : pri_encoder_using_when.vhd
-- Function : Pri Encoder using when-else
library ieee;
   use ieee.std logic 1164.all;
entity pri encoder using when is
   port (
       enable
                :in std logic;
                                               -- Enable for the encoder
       encoder in :in std logic vector (15 downto 0); -- 16-bit Input
       binary out :out std logic vector (3 downto 0) -- 4 bit binary
Output
   );
end entity;
architecture behavior of pri encoder using when is
```

```
begin
   binary_out <= "0000" when (enable = '0') else
                  "0000" when (encoder in = "XXXXXXXXXXXXXXI") else
                  "0001" when (encoder in = "XXXXXXXXXXXXXXI0") else
                  "0010" when (encoder in = "XXXXXXXXXXXXXX100") else
                  "0011" when (encoder in = "XXXXXXXXXXXX1000") else
                  "0100" when (encoder in = "XXXXXXXXXXXX10000") else
                  "0101" when (encoder_in = "XXXXXXXXXX100000") else
                  "0110" when (encoder_in = "XXXXXXXXX1000000") else
                  "0111" when (encoder_in = "XXXXXXXX10000000") else
                  "1000" when (encoder in = "XXXXXXX100000000") else
                  "1001" when (encoder in = "XXXXXX100000000") else
                  "1010" when (encoder in = "XXXXX1000000000") else
                  "1011" when (encoder in = "XXXX10000000000") else
                  "1100" when (encoder in = "XXX10000000000") else
                  "1101" when (encoder_in = "XX1000000000000") else
                  "1110" when (encoder in = "X1000000000000000") else
                  "1111";
end architecture;
```

4 to 16 Decoder - Using case Statement

```
library ieee;
    use ieee.std logic 1164.all;
entity decoder using case is
   port (
                   :in std logic;
                                                 -- Enable for the decoder
        binary in :in std_logic_vector (3 downto 0); -- 4-bit Input
        decoder_out :out std_logic vector (15 downto 0) -- 16-bit Output
    );
end entity;
architecture behavior of decoder using case is
begin
    process (enable, binary in) begin
        decoder out <= X"0000";
        if (enable = '1') then
            case (binary in) is
                when X"0" \Rightarrow decoder out <= X"0001";
                when X"1" => decoder_out <= X"0002";</pre>
                when X"2" \Rightarrow decoder out <= X"0004";
                when X"3" => decoder out <= X"0008";
                when X"4" => decoder_out <= X"0010";
                when X"5" \Rightarrow decoder_out <= X"0020";
                when X"6" => decoder out <= X"0040";
                when X"7" \Rightarrow decoder out <= X"0080";
                when X"8" => decoder out <= X"0100";
                when X"9" => decoder out <= X"0200";
                when X"A" => decoder_out <= X"0400";
                when X"B" => decoder_out <= X"0800";
                when X"C" => decoder_out <= X"1000";
```

```
when X"D" => decoder_out <= X"2000";
when X"E" => decoder_out <= X"4000";
when X"F" => decoder_out <= X"8000";
when others => decoder_out <= X"0000";
end case;
end if;
end process;
end architecture;</pre>
```

4 to 16 Decoder using (with-select) statement

```
-- Design Name : decoder using with
-- File Name : decoder using with.vhd
-- Function : decoder using with-select
library ieee;
    use ieee.std logic 1164.all;
entity decoder_using_select is
   port (
        enable
                  :in std logic;
                                                -- Enable for the decoder
        binary in :in std logic vector (3 downto 0); -- 4-bit input
        decoder_out :out std_logic_vector (15 downto 0) -- 16-bit output
    );
end entity;
architecture behavior of decoder using select is
begin
    with (binary_in) select
    decoder out \leq X"0001" when X"0",
                   X"0002" when X"1",
                   X"0004" when X"2",
                   X"0008" when X"3",
                   X"0010" when X"4",
                   X"0020" when X"5",
                   X"0040" when X"6",
                   X"0080" when X"7",
                   X"0100" when X"8",
                   X"0200" when X"9",
                   X"0400" when X"A",
                   X"0800" when X"B",
                   X"1000" when X"C"
                   X"2000" when X"D"
                   X"4000" when X"E",
                   X"8000" when X"F",
                   X"0000" when others;
end architecture;
```

A Flip-flop is the basic element which is used to store information of one bit. Flip-flops have their content change either at the rising or falling edge of the enable signal(usually the controlling clock signal).


There are basically four main types of flip-flops:

- 1. SR Flip-flop
- 2. D Flip-flop
- 3. JK Flip-flop
- 4. T Flip-flop.

1. SR FLIP-FLOP VHDL Code:

A SR flip flop used in digital electronics will provide the results in a similar manner to the JK flip flop and this is the reason why the vhdl codes for these two flipflops are similar in nature.

Given below is a behavioral approach of writing the code for a SR Flip-flop.




library ieee; use ieee. std_logic_1164.all; use ieee. std_logic_arith.all; use ieee. std_logic_unsigned.all;

```
entity SR-FF is
PORT( S,R,CLOCK,CLR,PRESET: in std_logic;
                         Q, QBAR: out std_logic);
end SR-FF;
Architecture behavioral of SR-FF is
begin
P1: PROCESS(CLOCK, CLR, PRESET)
variable x: std_logic;
begin
if(CLR='0') then
x = 0';
elsif(PRESET='0')then
x := '1';
elsif(CLOCK='1' and CLOCK'EVENT) then
if(S='0') and R='0')then
x := x;
elsif(S='1' \ and \ R='1') then
x:='Z';
elsif(S='0' \ and \ R='1') then
x = 0':
else
x := '1';
end if;
end if;
 Q < =x;
 QBAR <= not x;
end PROCESS;
end behavioral:
```

2. D FLIP-FLOP VHDL Code:

A D flip flop or Delay flip flop gives the same output as the input provided and thus the vhdl code is much simpler.


Given below is a behavioral approach of writing the vhdl code for a D Flipflop.



```
library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
entity D-FF is
PORT( D,CLK,RST: in std_logic;
                    Q: out std_logic);
end D-FF;
architecture behavioral of D-FF is
begin
P1: process(RST,CLK)
begin
if(RST='1')then
Q < = '0';
 elsif(CLK='1' and CLK'EVENT) then
Q \le D;
 end if; end process;
end behavioral;
```

3. JK FLIP-FLOP VHDL Code:

Given below is a behavioral approach of writing the code for a JK Flip-flop.




```
library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
entity JK-FF is
PORT( J,K,CLK,PRST,CLR: in std_logic;
                  Q, QB: out std_logic);
end JK-FF;
Architecture behavioral of JK-FF is
begin
P1: PROCESS(CLK,CLR,PRST)
variable x: std_logic;
begin
if(CLR='0') then
x := '0';
elsif(PRST='0')then
```

```
x := '1';
elsif(CLK='1' and CLK'EVENT) then
  if(J='0' and K='0')then
    x := x;
 elsif(J='1' and K='1')then
    x := not x;
 elsif(J='0' and K='1')then
    x := '0';
 else
    x := '1';
 end if:
end if;
  Q \le x;
 QB \le not x;
end PROCESS;
end behavioral;
```

4. T FLIP-FLOP VHDL Code:

The T in a t flip flop stands for toggle and this is exactly what this digital component does. It simply toggles the value of a particular input. A basic not gate will solve the problem in the vhdl code for this element.

Given below is a behavioral approach of writing the code for a T Flip-flop.



```
library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
entity T-FF is
PORT( T,CLK,PRST,RST: in std_logic;
                      Q: out std_logic);
end T-FF;
architecture behavioral of T-FF is
begin
P1: process(CLK,PRST,RST)
variable x: std_logic;
begin
if(RST='0') then
x := '0';
elsif(RST='1' and PRST='0') then
x := '1';
elsif(CLK='1' and CLK'EVENT) then
if(T='1')then
x := not x;
end if;
end if;
  Q \le x;
end process;
end behavioral;
```

Regular D latch(register)

```
library ieee;
use ieee.std logic 1164.all;
entity dlatch reset is
       data :in std logic; -- Data input
       en :in std logic; -- Enable input
       reset :in std_logic; -- Reset input
       q :out std_logic -- Q output
   );
end entity;
architecture rtl of dlatch reset is
begin
   process (en, reset, data) begin
       if (reset = '0') then
           q <= '0';
       elsif (en = '1') then
           q <= data;
     else
     null;
       end if;
   end process;
end architecture;
```

8-bit Parallel to Serial converter

```
-- Description
-- Implements a simple 8-bit parallel to serial converter in VHDL.

library ieee;
use ieee.std_logic_1164.all;

entity PAR2SER is
port (DIN : in std_logic_vector (7 downto 0); -- input register

MODE : in std_logic_vector (1 downto 0); -- mode selection

CLK, RESET : in std_logic; -- clock and reset

SDOUT : out std_logic); -- output data
end PAR2SER;

-- purpose: Implement main architecture of PAR2SER

architecture BEHAVIOR of PAR2SER is

signal IDATA : std logic vector(7 downto 0); -- internal data
```

```
begin -- BEHAVIOR
-- purpose: Main process
process (CLK, RESET)
begin -- process
-- activities triggered by asynchronous reset (active high)
if RESET = '1' then
SDOUT <= '0';
IDATA <= "0000000";
-- activities triggered by rising edge of clock
elsif CLK'event and CLK = '1' then
case MODE is
when "00" \Rightarrow -- no operation
when "01" \Rightarrow -- load operation
IDATA <= DIN;
when "10" \Rightarrow -- shift left
SDOUT <= IDATA(7);
for mloop in 6 downto 0 loop
IDATA(mloop+1) <= IDATA(mloop);</pre>
end loop; -- mloop
when others \Rightarrow -- no operation otherwise
null;
end case;
end if;
end process;
end BEHAVIOR;
```

BCD to 7-Seg Decoder

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity DISPLAY_DECODER is
port ( VALUE : in bit_vector(3 downto 0); -- Bit 3 is MSB
ZERO_BLANK : in bit;
DISPLAY : out bit_vector(6 downto 0); -- 7 bit signal
ZERO_BLANK_OUT : out bit);
```

```
end DISPLAY_DECODER;
architecture BEHAVIOUR of DISPLAY_DECODER is
begin
process (VALUE, ZERO_BLANK) -- sensitivity list
begin
case VALUE is -- case-when statement described how decode is
-- driven based on the value of the input.
when "0000" => if ZERO_BLANK='1' then
DISPLAY <= "0000000";
ZERO_BLANK_OUT <= '1';</pre>
else
DISPLAY <= "1111110";
end if;
when "0001" => DISPLAY <= "0110000";
when "0010" => DISPLAY <= "1101101";
when "0011" => DISPLAY <= "1111001";
when "0100" => DISPLAY <= "0110011";
when "0101" => DISPLAY <= "1011011";
when "0110" => DISPLAY <= "1011111";
when "0111" => DISPLAY <= "1110000";
when "1000" => DISPLAY <= "1111111";
when OTHERS => DISPLAY <= "1001111"; -- when others, an error is specified
end case;
end process;
```

end BEHAVIOUR;

Test bench

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity DISPLAY_DECODER_TB is
end DISPLAY_DECODER_TB;
architecture ARC_DISPLAY_DECODER_TB of DISPLAY_DECODER_TB is
signal VALUE
                 : bit_vector(3 downto 0);
signal ZERO_BLANK : bit;
signal DISPLAY : bit_vector(6 downto 0);
signal ZERO_BLANK_OUT : bit;
component DISPLAY_DECODER
port ( VALUE
               : in bit_vector(3 downto 0);
ZERO_BLANK : in bit;
DISPLAY
            : out bit_vector(6 downto 0);
ZERO_BLANK_OUT : out bit);
end component;
begin
INPUT_VALUES: process
begin
ZERO_BLANK <= '1';
VALUE <= "0000";
wait for 5 ns;
```

```
ZERO_BLANK <= '0';
         <= "0000";
VALUE
wait for 7 ns;
ZERO_BLANK <= '1';</pre>
VALUE <= "0010";
wait for 12 ns;
ZERO_BLANK <= '0';
VALUE <= "0100";
wait for 12 ns;
ZERO_BLANK <= '0';</pre>
VALUE <= "0110";
wait for 7 ns;
end process INPUT_VALUES;
U1: DISPLAY_DECODER
port map(VALUE, ZERO_BLANK, DISPLAY, ZERO_BLANK_OUT);
end ARC_DISPLAY_DECODER_TB;
configuration CFG_DISPLAY_DECODER of DISPLAY_DECODER_TB is
for ARC_DISPLAY_DECODER_TB
for U1:DISPLAY_DECODER use entity
work.DISPLAY_DECODER(BEHAVIOUR);
end for;
end for;
end CFG_DISPLAY_DECODER;
```

